A Pipelined Multi-Core Machine with Operating System Support [electronic resource] : Hardware Implementation and Correctness Proof / by Petro Lutsyk, Jonas Oberhauser, Wolfgang J. Paul
- Theoretical Computer Science and General Issues ; 9999
- Restrictions on Access:
- License restrictions may limit access.
- Introductory material -- on hierarchical hardware design -- hardware library -- basic processor design -- pipelining -- cache memory systems -- interrupt mechanism -- self modification, instruction buffer and nondeterministic ISA -- memory management units -- store buffers -- multi-core processors -- advanced programmable interrupt controllers (APICs) -- adding a disk -- I/O apic.
- This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operation system support with the following features: • MIPS instruction set architecture (ISA) for application and for system programming • cache coherent memory system • store buffers in front of the data caches • interrupts and exceptions • memory management units (MMUs) • pipelined processors: the classical 5 stage pipeline is extended by two pipeline stages for address translation • local interrupt controller (ICs) supporting inter processor interrupts (IPIs) • I/O-interrupt controller and a disk .
- Digital File Characteristics:
- text file PDF
View MARC record | catkey: 30583283